

HONOURS

452/BCA

SKBU/UG/4th Sem/BCA/HT405/21

U.G. 4th Semester Examination - 2021

BCA

Course Code : BBCASEHT405

Course Title: Computer Organization

Full Marks : 50

Time : 2 Hours

The figures in the right-hand margin indicate marks.

Answer all the questions by choosing correct alternative:

2×25=50

1. In computer, subtraction is done by –
 - a) 10's complement
 - b) 9's complement
 - c) 1's complement
 - d) 2's complement
2. The decoded instruction is stored in _____
 - a) IR
 - b) PC
 - c) Registers
 - d) MDR
3. A stack organized computer system use instruction of –
 - a) Indirect addressing
 - b) Two addressing
 - c) Zero addressing
 - d) Index addressing

4. During the execution of a program which gets initialized first?
 - a) MDR
 - b) IR
 - c) PC
 - d) MAR
5. A group of bits that tell the computer to perform a specific operation is known as –
 - a) Instruction code
 - b) Microoperation
 - c) Accumulator
 - d) Register
6. The registers, ALU and the interconnection between them are collectively called as _____
 - a) process route
 - b) information trail
 - c) information path
 - d) data path
7. Which one of the following is the address generated by the CPU?
 - a) Physical address
 - b) absolute address
 - c) logical address
 - d) None of these

[Turn Over]

452/BCA

(2)

8. A source program is usually in _____
- Assembly language
 - Machine level language
 - High-level language
 - Natural language
9. The circuit used to store one bit data is known as –
- Register
 - Encoder
 - Decoder
 - Flip Flop
10. The ALU makes use of _____ to store the intermediate results.
- Accumulators
 - Registers
 - Heap
 - Stack
11. Cache memory acts between –
- CPU & RAM
 - RAM & ROM
 - CPU & Hard disk
 - None of these
12. The Input devices can send information to the processor.
- When the SIN status flag is set
 - When the data arrives regardless of the SIN flag
 - Neither of the cases
 - Either of the cases
13. An n-bit microprocessor has –
- n-bit program counter
 - n-bit address register
 - n-bit ALU
 - n-bit instruction register
14. To reduce the memory access time we generally make use of _____
- Heaps
 - Higher capacity RAM's
 - SDRAM's
 - Cache's
15. An instruction pipeline can be implemented by means of –
- LIFO buffer
 - FIFO buffer
 - Stack
 - None of the above

16. In the case of, Zero-address instruction method the operands are stored in _____
- Registers
 - Accumulators
 - Push down stack
 - Cache
17. Memory unit accessed by content is called –
- Read only memory
 - Programmable memory
 - Virtual memory
 - Associative memory
18. The addressing mode/s, which uses the PC instead of a general purpose register is _____
- Indexed with offset
 - Relative
 - Direct
 - Both Indexed with offset and direct
19. What is the content of stack pointer?
- address of the current instruction
 - address of the next instruction
 - address of the top element of the stack
 - Size of the stack
20. When generating physical addresses from a logical address the offset is stored in _____
- Translation look-aside buffer
 - Relocation register
 - Page table
 - Shift register
21. In which addressing mode the operand is given explicitly in the instruction?
- Absolute
 - Immediate
 - Indirect
 - Direct
22. Complete the following analogy:- Registers are to RAM's as Cache's are to _____
- System stacks
 - Overlays
 - Page Table
 - TLB
23. Data hazards occur when –
- Greater performance loss
 - Pipeline changes the order of read write access to operand.
 - Some functional unit is not fully pipelined
 - Machine size is limited

24. A 24 bit address generates an address space of _____ locations.
- a) 1024
 - b) 4096
 - c) 248
 - d) 16,777,216
25. When more than one processes are running concurrently on a system.
- a) batched system
 - b) real time system
 - c) multiprogramming system
 - d) Multiprocessor system
- _____